


Bitland Confidential

N480 MB Schematics Document

Intel Ivy Bridge/Sandy Bridge Processor with PantherPoint HM76/HM70+ DDRIII

MotherBoard version: BM5238 Rev1.2

2012-04-09



Power Plane	Description
AD+	Adapter power supply (19V)
DCBATOUT	AC or battery power rail for power circuit.
VHCORE	Core voltage for CPU
+0.75V	0.75VRUN LDO power rail for DDR termination
+1.05VRUN	1.05V switched power rail
+1.0V_VCCP	VCCP switched power rail
+1.5VSUS	1.5V power rail for DDR
+1.5V_CPU	1.5V switched power rail
+1.8VRUN	1.8V power rail for system
+3VALW	3.3V always on power rail
+3VSUS	3.3V power rail for SB
+V3.3M_LAN	3.3V power rail for LAN
+3VRUN	3.3V switched power rail
+5VALW	5V always on power rail
+5VSUS	5V switched power rail
+5VRUN	5V switched power rail
+3VALW_LDO	3.3V power from TPSS51125 LDO
+5VALW_LDO	5V power from TPSS51125 LDO
+VCCSA	SA voltage for CPU
GFXCORE	GFXCORE voltage for CPU Graphic
+VDDC	CORE Power for discrete GPU

Power Plane State	DCBATOUT +3VALW_LDO +5VALW_LDO	AD+ +3VALW +V3.3M_LAN +5VALW	+1.5VSUS +3VSUS +5VSUS	+0.75V +1.05VRUN +1.05V_VCCP +VCCA VHCORE +1.5V_CPU +1.5VRUN +3VRUN +5VRUN +VCCA +VDDC
S0	ON	ON	ON	ON
S3	ON	ON	ON	OFF
S4&S5 (AC)	ON	ON	OFF	OFF
S3&S4 (Battery only)	ON	OFF	OFF	OFF
S3&S4 (AC&Battery don't exist)	OFF	OFF	OFF	OFF

Device	IDSEL#	REQ#/GNT#	Interrupts
EC SM Bus1 address		EC SM Bus2 address	
Device	Address	Device	Address
Smart Battery	0001 011X b	Thermal Sensor for DDR&VR	1001 100X b

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM1	1001 010Xb
Debug Port	1100 1000 b

Device	Address	Device	Address
EC			

	SOURCE	VGA	BATT	EC	DIMM	WLAN WWAN	Thermal Sensor	PCH	GPU	LAN
SMB_EC_CK0 SMB_EC_DA0	IT8105E +3VALW		+ECVCC	X	X					
SMB_EC_CK1 SMB_EC_DA1	IT8105E +3VALW		X	X	X					
SMBCLK SMBDATA	PCH +3VALW		X	X	+3VALW					
SML0CLK SML0DATA	PCH +3VALW		X	X	X					
SML1CLK SML1DATA	PCH +3VALW		X	+3VALW	X					

+ECVCC	3.3V 5%				
R386	100K 5%				
Board ID	R387	V min	V typ	V max	Phase
0	0	0V	0V	0V	REV1
1	8.2K 5%	0.216V	0.250V	0.289V	REV1
2	18K 5%	0.436V	0.503V	0.538V	REV1
3	33K 5%	0.712V	0.819V	0.875V	REV1

	USB PORT	Function	OC pin
USB 2.0	PORT-0	Ext. Port(MB)	OC#0
	PORT-1	Ext. Port(MB)	
	PORT-2		
	PORT-3	Card reader	OC#1
	PORT-4		OC#2
	PORT-5		
	PORT-6		
	PORT-7		OC#3
	PORT-8		OC#4
	PORT-9	Ext. Port(DB)	
	PORT-10	BT	
	PORT-11	CAMERA	OC#5
	PORT-12		OC#6
PORT-13			
USB 3.0	PORT-0		
	PORT-1		
	PORT-2		
	PORT-3		




+3VALW 8,11,12,13,15,16,17,18,23,25,26,27,31,35,38,39,43,44,47
+1.5V_CPU 8,17,27,43,44,47,51,55,56,57
+3VVRUN 11,12,13,14,15,16,17,18,20,22,23,25,26,27,30,31,32,34,35,36,39,40,41,42,43,44,47,48,49,51,53
+1.05VRUN 4,7,11,13,17,18,26,40,42,44,48,49,51,52
+1.5VSUS 8,20,38,43,57

del RP1 RP2 refer to TCL lihong 0503



refer to DG no eDP lihong 0504


CAD NOTE: All DDR_COMP signals should be routed such that :-
- max length = 500 mils
- trace width = 15mils and
- MB trace impedance < 68 mohms (worst case resistance)






del R484 R485 lihong 0425




lv_Bridge_JPGA_Rev0p7
npas085_mcp_sht_37-5mm_sq_HR









Decoupling capacitors for +Voc_CORE rail
[10-120] 0805, 10uF (644066-099)
[14-190] 0805, 22uF (644066-070)
[4-200] 470uF, 4.50mm ESR (699013-025)




hy_Bridge_PGA_Rev0p7
mpga888_mcp_skt_37-5mm_sq_HR




hy_Bridge_PGA_Rev0p7
mpga888_mcp_skt_37-5mm_sq_HR






hy_Bridge_PGA_Rev0p7
mpga888_mcp_skt_37-5mm_sq_HR



hy_Bridge_PGA_Rev0p7
mpga888_mcp_skt_37-5mm_sq_HR










Port	Function
Port1	Un-used
Port2	WLAN
Port3	LAN
Port4	Un-used
Port5	Un-used
Port6	Un-used
Port7	Test point
Port8	Un-used

27	MINI_RXN3								
27	MINI_RXP3								
27	MINI_TXN3	C103	1	2	0.1UF/10V_X5R	c0402			
27	MINI_TXP3	C104	1	2	0.1UF/10V_X5R	c0402			
31	LAN_RXN1								
31	LAN_RXP1								
31	LAN_TXN1	C101	1	2	0.1UF/10V_X5R	c0402			
31	LAN_TXP1	C102	1	2	0.1UF/10V_X5R	c0402			





PCIE Port available
HM76 1~8
HM70 1~4






del 0ohm R47 R48 R20
lihong 0723

CPT_PPT_Rev_0p7
BGA989 PCH 25X25


Configure Flex1 and Flex3 as 27MHZ 48MHZ lihong 0411







add R194 R195 lihong 0507


del R194 R195 lihong 0503





USB PORT	Function	OC pin
PORT-0	USB2.0 Port	OC#0
PORT-1	USB2.0 Port	
PORT-2		
PORT-3	CR	
PORT-4		
PORT-5		
PORT-6		
PORT-7		
PORT-8		
PORT-9	Ext. Port	OC#4
PORT-10	BLUE TOOTH	
PORT-11	CAMERA	
PORT-12		
PORT-13		

Each EHCI provides support for a USB 2.0 debug port on the second lowest port on each EHCI controller (Port 1 on EHCI #1 and Port 9 on EHCI #2).













5,11,12,13,14,15,16,17,18,20,23,25,26,27,30,31,32,34,35,36,39,40,41,42,43,44,47,48,49,51,53
+3VRUN
+5VRUN



EMI RSVD


C232 C234 C236 10pF->47pF
L13 L14 L15 60ohm FB->68nh inductor
SI debug lihong 0731





EMI RSVD 7/26

DCBATOUT 37,38,39,40,41,42,43,44
 +3VRUN 5,11,12,13,14,15,16,17,18,20,22,25,26,27,30,31,32,34,35,36,39,40,41,42,43,44,47,48,49,51,53
 +3VALW 5,8,11,12,13,15,16,17,18,25,26,27,31,35,38,39,43,44,47
 CAM_5V 29


add R5 colay L16 lihong 0502




EMI C237 33pF->1000pF lihong 0509



EMI C239 33pF->1000pF lihong 0509




L40 Footprint L_4p_1206->L_4p_choke lihong 0618




R457 R501->RN17 0_J lihong 0513
del USB_PN12_edp_cam,no connect lihong 0411


R331 NC由EC控制背光



del 0ohm R319 lihong 0723












del D48 and AR_INV_EN&GPIO7_BLON connect to EC directly
R346 NC as GPU side have pull down already lihong 0718




Q10 footprint sot23_ld1_lp20 -> sot23-3 lihong 0620


Q10 footprint sot23_ld1_lp20 -> sot23-3_b lihong 0907





 Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title: Flash ROM/SPI	
Size: A3	Document Number: N480 Rev: 1.2
Date: Wednesday, September 12, 2012 Sheet 26 of 64	

+3VALW	5,8,11,12,13,15,16,17,18,23,25,26,31,35,38,39,43,44,47
+3VRUN	5,11,12,13,14,15,16,17,18,20,22,23,25,26,30,31,32,34,35,36,39,40,41,42,43,44,47,48,49,51,53
+1_5V_CPU	5,8,17,43,44,47,51,55,56,57
+1_5VSUSP	5,8,20,39,43,57



reserve Q26 R9 lihong 0514

使用WIDI时，请删除pin5的电阻





WiFi BOSS1


Hole+Dowel
hole4d06_2d24

1

删除+1_5VSUS转+1_5V_WLAN线路，直接使用+1_5V_CPU lihong 0419

 Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title	WLAN Mini-PCIECard
Size A3	Document Number <div style="text-align: center;">N480</div>
Date:	Wednesday, September 12, 2012 Sheet 27 of 64
Rev	1.2





costdown CA6 CA22 CA30 stuff->NC lihong 0719

lihong 0420

AVDD should place near the IC
ANALOG DIGITAL

lihong 0510

ALC269 VB QFN
mqh48_004_6u6

靠近音效芯片放置

DIGITAL
(Include Thermal pad Mount)

ANALOG

22pF to 47pF for EMI
20111202

EMI suggest lihong 0510
ask EMI for placement

del De-pop Solution lihong 0420

2.2K->4.7K FAE suggest lihong 0510

2.2uF->4.7uF FAE suggest lihong 0510

lihong 0510


Demodulation Filter
placement near
Audio Codec
SPK L+ L- R+ R- trace width
Speaker 4 ohm => 40 mils
Speaker 8 ohm => 20 mils


Combo Jack lihong 0420

iPhone Combo Jack Solution


Normal open

S3 issue 0912







+3VRUN 5,11,12,13,14,15,16,17,18,20,22,23,25,26,27,30,31,32,35,36,39,40,41,42,43,44,47,48,49,51,53
+5VRUN 11,12,18,22,25,29,30,32,35,40,42,43




del RSVD 3528 47uF CAP10
reserve C355 lihong 0724



Q45 footprint sot23_ld1_lp20 -> sot23-3 lihong 0620




SATA HDD CONN





HDD换为康祥的料 lihong 0514

footprint sata_ld2122_s8el6h->
SATA_LD2122_SRJL6 lihong 0615

SATA ODD CONN




ODD换为康祥的料 lihong 0514




+3VRUN 5,11,12,13,14,15,16,17,18,20,22,23,25,26,27,30,31,32,34,35,39,40,41,42,43,44,47,48,49,51,53

for Co-lay RTS5138 lihong 0411




Share Pin



SP1	SD_WP
SP3	SD_D1
SP4	SD_D0
SP6	SD_CD#
SP8	SD_CLK
SP10	SD_CMD
SP12	SD_D3
SP13	SD_D2



COLAY



CARD_3V3




BITLAND

Bitland Information Technogy Co.,Ltd.
Notebook R&D Division

Title **Card Reader(RTS5179)**

Size A4 Document Number **N480** Rev 1.2


Date: Wednesday, September 12, 2012 Sheet 36 of 64



R140	0	NA	100k	VCC
Fsw	300kHz	500kHz	600kHz	1M


		VID1	VID0
Vout1	0.675V	1	1
Vout2	0.725V	0	1
Vout3	0.8V	1	0
Vout4	0.9V	0	0

+5VALW 18,29,33,35,38,40,43,44,47,58
 DCBATOUT 23,37,38,39,40,42,43,44
 +VCCSA 8
 +3VRUN 5,11,12,13,14,15,16,17,18,20,22,23,25,26,27,30,31,32,34,35,36,39,40,42,43,44,47,48,49,51,53




PC128 colay CE7
in bottom side lihong 0509


DCBATOUT 23.37,38,39,40,41,42,44
 GPUVDD 0.11,12,13,14,15,16,17,18,20,22,23,25,26,27,30,31,32,34,35,36,39,40,41,43,44,47,48,49,51,53
 VCCORE 8.10
 VHCORE 7.10
 VDDVDD 11.1,12,13,20,22,23,30,32,34,35,40,43
 V1_20VDDIN 4.2,7,11,13,17,18,20,40,44,45,49,51,52



PR178 17.4K->22K
 PC136 PC144 0.047uF->0.068uF
 r571 1K->2K
 R601 5.49K->2.74K
 20120619





PR196 PR172 NTC option stuff->GPU lihong 0910




35W CPU







PR150 51K->33K
R1822 84.5K->47K
PR30 100K->71K
lihong 0615




move C131 C160 from Page8 to Page43 lihong 0720
PC216 PC217 C131 C160 Stuff->NC lihong 0731




DCBATOUT	23,37,38,39,40,41,42,44
+5VALW	18,29,33,35,38,40,41,44,47,58
+5VRUN	11,12,18,22,25,29,30,32,34,35,40,42
+3VALW	5,8,11,12,13,15,16,17,18,23,25,26,27,31,35,38,39,44,47
+3VRUN	5,11,12,13,14,15,16,17,18,20,22,23,25,26,27,30,31,32,34,35,36,39,40,41,42,44,47,48,49,51,53
+1.5VSUS	5,8,20,39,57
+1.5V_CPU	5,8,17,27,44,47,51,55,56,57
+0.75VRUN	20,39,47
+1.8VRUN	8,16,17,40,44,47,49,51,52



25,26,39,40,41,43 RUN_ON

VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa)



D

1

C

1

B

1

A

1



Bitland Information Techonogy Co.,Ltd.
Notebook R&D Division

Title	Debug


Size
A4

Document Number **N480**





Rev	1.2
-----	-----

Date: Wednesday, September 12, 2012 Sheet 45 of 64


5	4	3	2	1
D				
C				
B				
A				

		Bitland Information Technogy Co.,Ltd. Notebook R&D Division	
Title eDP			
Size A4	Document Number N480		Rev 1.2
Date: Wednesday, September 12, 2012		Sheet 46	of 64

+1.5V_CPU	5,8,17,27,43,44,51,55,56,57
+1.8VRUN	8,16,17,40,43,44,49,51,52
+0.75VRUN	20,39,43
+3VALW	5,8,11,12,13,15,16,17,18,23,25,26,27,31,35,38,39,43,44
+5VALW	18,29,33,35,38,40,41,43,44,58
+3VRUN	5,11,12,13,14,15,16,17,18,20,22,23,25,26,27,30,31,32,34,35,36,39,40,41,42,43,44,48,49,51,53



GPU_BOSS1 GPU_BOSS2
1101-00117->1101-00118
lihong 0627




+3VVRUN 5,11,12,13,14,15,16,17,18,20,22,23,25,26,27,30,31,32,34,35,36,38,40,41,42,43,44,47,49,51,53
+1_05VVRUN 4,5,7,11,13,17,18,26,40,42,44,49,51,52

COMPONENTS SHOWN ARE EXAMPLES ONLY
AND NOT NECESSARILY QUALIFIED

0.22uF->0.1uF lihong 0626



COMPONENTS SHOWN ARE EXAMPLES ONLY
AND NOT NECESSARILY QUALIFIED





del PCIE_RST# and PCI_REQ#0 for pure GPU lihong 0411

Timing diagram for the +1_BV.RUN signal. The diagram shows four input signals: MEM_ID0, MEM_ID1, MEM_ID2, and MEM_ID3. These inputs are connected to four multiplexers (R5407, R5404, R5408, R5411) which select between r402 and ns. The outputs of these multiplexers are connected to the +1_BV.RUN signal. The diagram also shows a clock signal (R5412) and a reset signal (R5405).

For M92-S2: DO NOT Install any Component
in this Box.





don't use GPIO20(ns R5505)
use GPIO15 only lihong 0411







Note:

This is an example circuit for clock divider to supply 1.8V
Clock input with 3.3V Clock Oscillator



MUST NOT be connected to AVSSQ




add R5420 R5418 lihong 0507

```

- - - - -
For N92-S2 these Pins are NC
For N93-S3/Park-S3: these Pins can be use as DDC_Aux

```




NOTE: Designs that do not include an EEPROM must still provide access to the ROM interface signals for debug purposes


NOTE: A 1Mbits Serial EEPROM is required on Prototype GDDR5 Designs.

add R5421 lihong 0516
防止桩线

Y12 R5435 C3310 C3311 stuff->NC
R5421 NC->Stuff lihong 0720





N11&N12 Demo NC




BITLAND		Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title Robson_XT(Core_GND)			
Size B	Document Number N480		Rev 1.2
Date: Wednesday, September 12, 2012 Sheet 50 of 64			

+1.5V_CPU	5,8,17,27,43,44,47,55,56,57
+1.05VRUN	4,5,7,11,13,17,18,26,40,42,44,48,49,52
+1.8VRUN	8,16,17,40,43,44,47,49,52
+3VRUN	5,11,12,13,14,15,16,17,18,20,22,23,25,26,27,30,31,32,34,35,36,39,40,41,42,43,44,47,48,49,5
+VDDC	44



 Billand Information Technology Co., Ltd. Notebook R&D Division	
Title Robson_XT(Power_and_NC)	
Size A2	Document Number N480
Rev 1.2	
Date: Wednesday, September 12, 2012 Sheet 01 of 64	

See Databook and Application note table for Voltage and Current requirements for each individual rail.





NOTE:1: DPx_VDD18 and DPx_PVDD Rails can be join together and remove Decoupling Capacitors and BEAD for DPx_PVDD if signal integrity for DP lanes are OK.

NOTE:2: DPA_VDD10 / DPB_VDD10 and DPE_VDD10 / DPF_VDD10 Rails can be join together and remove Decoupling Capacitors and BEAD for one rail of each pair if signal integrity for DP lanes are OK. We also need to Change BEAD to minimum 400mA rating.

NOTE:3: DPx_VDD18 Rails can be join together as shown in schematic for Dual -Link DVI or LVDS setting and remove Decoupling Capacitors and BEAD of any one rail of the pair if signal integrity for DP lanes are OK. We need atleast 500mA Bead to support join rails.


NOTE:4: Do not Install for M9X-S2/S3. INSTALL ONLY for PARK-S3. Other Notes can be apply as well.

BITLAND		Bitland Information Technology Co.,Ltd. Notebook R&D Division	
Title		Robson_XT(DP Power)	
Size B	Document Number	N480	Rev 1.2
Date:	Wednesday, September 12, 2012	Sheet 52 of	64



PCIE Reset only required for PX without BACO option
2011.03.05


del R5454 and PCIE_RST# lihong 0516




CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X
BIF_GEN2_EN_A	GPIO2	PCIE GEN2 ENABLED	X
RSVD	GPIO8	VGA ENABLED	0
BIF_VGA_DIS	GPIO9		0
RSVD	GPIO21		0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	X
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	X X X
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	X
RSVD	H2SYNC		0
RSVD	GENERICC	AUD[1] AUD[0]	X X
AUD[1]	HSYNC	0 0 No audio function	
AUD[0]	VSNC	0 1 Audio for DisplayPort and HDMI if dongle is detected	
		1 0 Audio for DisplayPort only	
		1 1 Audio for both DisplayPort and HDMI	
RSVD	GENERICC		0

AMD RESERVED CONFIGURATION STRAPS					
Provide pull-up pads for these straps - but do not populate. GPIOs functions on these signals must not conflict with the pin strap at Reset					
H2SYNC	GENERICC	GPIO21	GPIO2	GPIO8	

LVDS Interface





**MVDDQ = 1.5V FOR
DDR3 Memory**

**PLACE MVREF DIVIDERS
AND CAPS CLOSE TO ASIC**

For M9X-S2/S3

DIVIDER RESISTORS	DDR2/DDR3	GDDR3
MVREF TO 1.8V (Ra)	100R	40.2R
MVREF TO GND (Rb)	100R	100R

For Park-S3

DIVIDER RESISTORS	DDR2/DDR3	GDDR3
MVREF TO 1.8V (Ra)	40.2R	40.2R
MVREF TO GND (Rb)	100R	100R

follow FAE suggest lihong 0514

Note 1 : Do not install for M9X-S2/S3, install 240 Ohms 0.5% Resistor for PARK-S3.
Note 2 : For M9X-S2/S3, J8 Pin Connect to V8S through 240 Ohms(0.5%) resistor.
For Park-S3, J8 Pin Connect to V8S through 150 Ohms(1%) resistor for DPC_CALR
Note 3 : For M9X-S2/S3, K7 Pin (NC MEM_CALR#1) is Not connected.
For PARK-S3, K7 Pin (TESTEN#2) connect to TEST_EN Signal At AF24


route 50ohms
single-ended/100ohms diff
and keep short

Use this option ONLY
for Park-S3

Differential for testing and
EMI component for normal operation.

MEMORY INTERFACE

**DDR3 Memory
Interface**





PX_EN: PowerXpress Enable
3.3V turn the regulators to the dGPU core OFF (enter BACO mode).
0V turn the regulators ON.
PX_EN outputs low (0V) by default.
If this signal is unused, it should be left not connected on the PCB.
2011.03.04



VREF circuitry - M1 (Voltage Divider Network) & M3 (Driven By Processor) implementation

M3+M1: Default Recommendation
M1: VREF_DQ driven by a Voltage Divider Network during Processor power-off state
M3: VREF_DQ driven by Processor



+1_5V_CPU 5,8,17,27,43,44,47,51,55,56
+1_5VSUS 5,8,20,39,43






删除R289 R291及预留的R287 lihong 0516
no DDR_WR_VREF01_D1





CAD NOTE:All VREF traces should be at least 20 mils wide and 20 mils spacing to other signals/planes

R591 R592 R439 R441 Stuff->NC
CHK12 CHK11 NC->Stuff lihong 0618




USB2.0换为康祥的料 lihong 0514








BM5238 Power On/Off Sequence Specification(Adapter Mode) G3-S5-S4-S3-S0




条纹填充区域表示在这段时间任意一个时间点达到要求电平都OK



BM5238 Power On/Off Sequence Specification(Battery Mode) G3-S5-S4-S3-S0





 条纹填充区域表示在这段时间任意一个时间点达到要求电平都OK



DS4/5 Disable


Note:
 *A:For adapter in
 *B:For battery only
 * :For all





History

Version	History	Date
V1.0	Initial release	20120519
V1.1	1) WIFI change from PCIE Port1 to Port2 2) VCORE improve PR178 17.4K->22K pc136 PC144 0.047uF->0.068uF r571 1K->2K R601 5.49K->2.74K 3) Modify power sequence PR150 51K->33K R1822 84.5K->47K PR30 100K->71K 4) change some components footprint 5) PEG capacitor 0.22uF->0.1uF, 0.1uF/25V,X5R->0.1uF/50V,X7R	
V1.2	1) Remove Jumpers 2) add C331, left Pin13 of CN12 no connect 3) add GPU CTF function	

		Bitland Information Techonogy Co.,Ltd. Notebook R&D Division	
Title History			
Size A	Document Number N480		Rev 1.2
Date: Wednesday, September 12, 2012		Sheet 64	of 64